Abstract-This paper proposes a new stable design strategy for 1-bit high order digital ∆Σ ∆Σ ∆Σ ∆Σ modulator for multistandard fractional-N frequency synthesizer. The proposed digital ∆Σ ∆Σ ∆Σ ∆Σ modulator presents simplicity, low power consumption and controls a dualmodulus divider instead of multi-modulus one as in existing ∆Σ ∆Σ ∆Σ ∆Σ fractional-N frequency synthesizer. Simulation results illustrate the ∆Σ ∆Σ ∆Σ ∆Σ modulator good performances in terms of spectrum purity and accuracy. Using this stable 1-bit digital ∆Σ ∆Σ ∆Σ ∆Σ modulator output to a fractional-N frequency synthesizer Simulink model verifies the multistandard frequency synthesizer specifications.
I. INTRODUCTION
Recently, the growing significance of wireless media for voice and data communications added to the communication standard diversity are driving the need for wireless multistandard terminals which should be low cost, little size and low power [1] .
Due to the distinction between different standards specifications, without a rigorous innovation effort, the memory size, processing complexity and power consumption of such terminals will be so enormous that they will never result in a feasible commercial product. Indeed, a replication of chips to handle individually each standard would result in a great area, higher noise and increased power loss compared to a system-on-chip approach. Therefore, it is important to improve a design at several parts. One of the exigent RF parts to design is the transceiver [1, 2] .
The future trends are working on the Software Defined Radio concept, where hardware is reconfigured by software in order to handle different standards [3] . To constitute a multistandard transceiver for a radio communication device, one indispensable component is crucial for both receiver and transmitter paths: the frequency synthesizer. It generates the local oscillator signal for frequency conversion stage. In addition, the frequency synthesizer should enable correct compatibility between the different considered standards.
The ∆Σ fractional-N frequency synthesizer is considered as the most suitable frequency synthesizer for multistandard applications. For complexity and low power reasons, a 1-bit high order ∆Σ modulator should be used [4] . The major disadvantage of the ∆Σ modulator in literature is instability phenomena [5] .
In this work, authors propose an innovative stable structure of 1-bit high order digital ∆Σ modulator for multistandard frequency synthesis. In section II, we investigate the general problem of frequency synthesis and detail three topologies of PLL-based frequency synthesizers: integer-N frequency synthesizer, fractional-N frequency synthesizer and ∆Σ fractional-N frequency synthesizer. In section III, we establish multistandard PLL-based frequency synthesizer design specifications. Section IV deals with the proposed stable digital ∆Σ modulator, evaluates its performances in case of ∆Σ fractional-N frequency synthesizer application and presents results of controlling a fractional-N frequency synthesizer Simulink model by the obtained ∆Σ modulator output. Finally, conclusions are drawn in section V.
II. FREQUENCY SYNTHESIS TOPOLOGIES

A. Phase-Locked Loop
PLL is fundamentally a closed loop control system [6, 7] . It consists of a Phase Comparator (PC), a Loop Filter (LPF) and a Voltage Controlled Oscillator (VCO). The PC compares its two input signals phases and generates a measure of their phase error. The phase error must be filtered by a Low Pass Filter (LPF). The LPF takes out the DC part of the phase error. The VCO acts as an oscillator whose frequency changes by the filtered PC output [6, 7] . The loop is locked if phase error is constant over time. Thus, reference and VCO frequencies are equal. Fig. 1 shows a basic PLL block diagram. PLL is a multi-purpose electronic device. One of its many applications is frequency synthesis [8] [9] [10] . 
B. Integer-N frequency synthesizer
Integer-N frequency synthesizer can be obtained by placing a programmable integer frequency divider in the PLL feedback path. Fig. 2 presents an integer-N frequency synthesizer. The integer frequency divider divides feedback signal frequency ݂ ை by ܰ in order to make the output frequency integer multiple of the reference frequency ݂ ோாி as given by (1) .
݂ ை = ܰ. ݂ ோாி (1) The VCO frequency may be changed by varying division ratio ܰ. This means that the channel spacing is equal to the reference frequency. The reference frequency must be carefully chosen. For a high-required resolution, as for GSM and UMTS standards [11, 12] , the reference frequency should be very low and the division ratio ܰ increases with the synthesized output frequency. On the other hand, a high value of ܰ implies the growth of phase noise level [13] . Consequently, the PLL bandwidth must be small relatively to the reference frequency to diminish the phase noise. Reducing the loop bandwidth will raise the time required to achieve the chosen VCO frequency [7, 14] . 
C. Fractional-N frequency synthesizer
A non-integer multiple of the reference frequency can overcome the problem of integer-N frequency synthesizer by keeping unchanged the required resolution for higher reference frequency. This allows a larger PLL bandwidth and as a result the required locking time is greatly reduced. We can make fractional-N frequency synthesizer by replacing the simple integer divider by ܰ with a dual-modulus divider N/N+1. Fractional-N frequency synthesizer is given by Fig. 3 .
The difference between the integer-N frequency synthesizer (Fig. 2 ) and the fractional-N frequency synthesizer (Fig. 3) is that the frequency divider has a choice between two integers ܰ and ܰ + 1. The dual-modulus divider divides its input by ܰ when the accumulator is not overflowed. When an overflow signal appears at the accumulator output, the dualmodulus divider divides the feedback signal frequency by ܰ + 1. On average, the divider divides its input by a fractional ratio ܰ ௧ between ܰ and ܰ + 1. We assume that the accumulator size is ‫.ܨ‬ For every ‫ܨ‬ clock cycles, the accumulator overflows ‫ܭ‬ times, thus the divider divides ‫ܭ‬ times by ܰ + 1 and divides by ܰ for the remaining time as indicated in (2) . The alternating N/N+1 division causes the variation of the output frequency between ܰ. ݂ ோாி and ሺܰ + 1ሻ. ݂ ோாி . This alternating cyclical process generates spurious tones at the fractional offset frequency [14] .
D. ∆Σ Fractional-N frequency synthesizer
Another variety of fractional-N synthesizer uses the ∆Σ modulation to randomize the choice of N/N+1 division ratio [10, 15] . The accumulator can be considered as a first order ∆Σ modulator. When higher order ∆Σ modulator is used, noise can be shaped and pushed away from PLL bandwidth and hence concealed at the output of the frequency synthesizer. Fine frequency resolution can be restricted just by sizing the digital integrators [2] . In fact, multiple-bit ∆Σ modulator needs multi-modulus divider.
Later in this paper, we adopt ∆Σ fractional-N frequency synthesizer in multistandard frequency synthesis for its advantages. Fig. 4 illustrates single-bit ∆Σ fractional-N frequency synthesizer. The loop filter cut-off frequency is expressed in (3) when ∆Σ modulator order and loop filter order are equals [16] .
where ܵ ∆ஊ ሺ ݂ ሻ is the required phase noise level specification at a frequency offset ݂, ݂ ோாி is the reference frequency and ݊ is the ∆Σ modulator order.
III. MULTISTANDARD FREQUENCY SYNTHESIS SPECIFICATIONS
To target realistic specifications, multistandard frequency synthesizer design uses various communication standards. The standards incorporate different specifications as frequency range, channel bandwidth, modulation technique, transmission rate and phase noise. Table I summarizes the listed specifications of the different communication standards [17] . These various properties imply the difficulty for a transceiver to support the different standards when sharing some of the components. Generally, it is essential to offer a clean, stable, cheap, low power, variable and fast local oscillator signal.
A. Spectral purity and frequency stability
It may appear in the frequency spectrum synthesizer some spurious tones [15] . Assuming that spectrum of the local oscillator signal contains a spurious tone, two spectral components appear in the output spectrum after the frequency conversion stage. Indeed, the useful signal is mixed with the local oscillator signal and the spurious tone. A similar situation affects the quality of transmitted data.
In the frequency domain, local oscillator signal spectrum is never a line focused at a specified frequency. The distributed power around the central frequency affects frequency conversion quality. Phase noise is typically expressed in ‫ݖܪ/ܿܤ݀‬ at a particular offset from the carrier frequency. From table I, we notice that the GSM required phase noise is the most restrictive. Satisfying the GSM specifications in terms of phase noise, −141 ‫ݖܪ/ܿܤ݀‬ at 3 ‫ݖܪܯ‬ offset, implies a valuable spectral purity for all of the standards presented in Table I . In addition, the local oscillator signal must be stable, namely the carrier frequency should maintain a constant value during time.
Local oscillator signal has to be clean and stable since spurious tone absence and low phase noise level are required by the consistency of data transmission [16] . Generally, the PLL presents high frequency stability thanks to its tracking capabilities. Fractional-N frequency synthesizer allows to PC to operate with much higher reference frequency which decreases the phase noise level in the loop. Consequently, high spectral purity is offered [10] .
B. Cost-effectivity
Cost-effectivity comes in two main angles. First, the reduced market price is very important feature for a viable and competitive product. Second, the low power consumption is a vital quality for mobile equipment. The idea is to delay the battery depletion for the longest duration. Standby mode saves battery power. Nevertheless, this technique becomes needless if power consumption in active mode is very high. Thus, the aim is to minimize the power consumption in activity case. Therefore, it is necessary that all components, including the frequency synthesizer, consume relatively low amounts of power. There has been a trend toward higher levels of integration, mainly aiming at lower cost and lower power consumption. Thus, the aim is to design a frequency synthesizer suited for integration to respond to the small form factor [18] .
Local oscillator requests to have a low price, to occupy a small size and to consume a low power in order to perform a commercial device [16] . Compared to multi-modulus divider, dual-modulus divider recommends ∆Σ fractional-N frequency synthesizer in terms of low power consumption.
C. Tuning range
In multistandard frequency synthesizer case, broadband and wide tuning range is a fundamental property. Indeed, supported communication standards frequency ranges are diverse. The multistandard frequency synthesizer has to cover all frequency ranges. Moreover, the multistandard frequency synthesizer should achieve very high resolution in order to generate accurate carriers.
Local oscillator signal has to be variable to address all frequency channels [16] . Thanks to locking process and ∆Σ modulator high resolution, the multistandard frequency synthesizer can provide the required accuracy. The required frequency resolution is the GSM channel bandwidth or the UMTS channel spacing equal to 200 ‫.ݖܪ݇‬ For this resolution, WiFi channel spacings are satisfied because they are multiple integers of 200 ‫.ݖܪ݇‬ Besides, it must contain a broadband VCO which may cover all supported communication standards bands as the multi-band VCO described in [17] . This VCO offers frequency ranges from 3.1 ‫ݖܪܩ‬ and 4.1 ‫.ݖܪܩ‬ These ranges are digitally controlled in order to deliver all Table Icited standards carrier frequencies.
D. Fast locking
Cellular systems have a determined slot to receive and transmit. The oscillator has to switch quickly before the expiration of its allocated time slot. This constraint becomes more severe in multistandard case. Indeed, each standard is characterized by a particular transmission rate. Various transmission rates imply the fast locking requirement. For any supported standard, it is imperative that the frequency synthesizer provides quickly the desired carrier. So, the local oscillator is concerned with high standards rates. The standards settling time varies generally between 150 µ‫ݏ‬ and 200 µ‫ݏ‬ [19] . This requires a synthesizer fast locking time lower than or equal to the lowest settling slot related to IEEE802.11b. Local oscillator signal needs to fast switch to provide sufficiently rapid channel selection [16] . Fast switching is related to wide loop bandwidth of frequency synthesizer. Fractional-N frequency synthesizer presents larger loop bandwidth, and thus, smaller switching time, compared to integer-N frequency synthesizer [10] .
Finally, the multistandard frequency synthesizer specifications are determined. The phase noise needs to be lower than −141 ‫ݖܪ/ܿܤ݀‬ at 3 ‫ݖܪܯ‬ offset corresponding to GSM features [17] . From (3), we compute the loop filter cutoff frequency ݂ ௫ for a given reference signal at 13 ‫ݖܪܯ‬ delivered from a crystal oscillator. The reference signal should have a high spectral purity and a precise value. Also, the required frequency resolution is 200 ‫ݖܪ݇‬ and the maximum locking time is 150 µ‫.ݏ‬ As the locking time is equal to 1/ ݂ ௫ which is lower than the 150 µ‫ݏ‬ [13] , we need a cutoff frequency higher than 6.67 ‫.ݖܪ݇‬ This value is too low compared to the reference frequency 13 ‫.ݖܪܯ‬ Thus, we increase the cut-off frequency regarding the phase noise level. Indeed, a cut-off frequency of 262 ‫ݖܪ݇‬ is obtained from (3) for a 4 th order loop filter and satisfying the −141 ‫ݖܪ/ܿܤ݀‬ phase noise level at 3 ‫ݖܪܯ‬ offset. This result is obtained when the ∆Σ modulator and the loop filter orders are equal.
Besides, as given, in Fig. 4 , the ∆Σ modulator sampling frequency is the same as the reference frequency. In this work, authors propose to use a single-bit ∆Σ modulator. In this case, the maximum signal-to-noise ratio (SNR) is given by (4) .
where ݊ is the ∆Σ modulator order and the OSR is the oversampling ratio between the ∆Σ modulator sampling frequency and two times the cut-off frequency. In our case, the obtained ܴܵܰ ௫ is 97.34 ‫ܤ݀‬ which requires a 16-bit resolution ∆Σ modulator. Based on the 13 ‫ݖܪܯ‬ reference frequency, the resulting minimum frequency step is therefore around 198 ‫.ݖܪ‬ All loop filter and ∆Σ modulator specifications are cited in Table II and come with reduced power and cost. Existing multistandard frequency synthesizers are not cost-effective. Indeed, in [2, 13] , the frequency synthesizers are based on a high order ∆Σ modulator and a multi-modulus divider in the PLL feedback loop [13, 18, 20] . We propose in this work to design a single-bit digital high order ∆Σ modulator to control a dual-modulus divider instead of cost and power effective multi-modulus one. Table III presents some parameters for comparison between dualmodulus and multi-modulus divider. 
IV. DIGITAL ∆Σ MODULATOR DESIGN METHODOLOGY
A. Approach description
The 1-bit high order ∆Σ modulator is the most attractive thanks to its high SNR, simple circuit and good idle-tone performances [21] . ∆Σ modulator is also compatible with dualmodulus divider which offers simplicity and low power consumption to fractional-N frequency synthesizer. ∆Σ modulator and its linear model are giving respectively by Fig. 5 (a) and (b) .
The major obstacle to overcome is the problem of stability. Stability is a vital matter in the design of ∆Σ modulators. In fact, the SNR of an unstable ∆Σ modulator is deteriorated by reason of alternating long output strings of 0 and 1 [22] . A helpful technique for 1-bit high-order ∆Σ modulator stability has been established: designing a new ∆Σ modulator filter [21] . Indeed, the filter ‫ܪ‬ሺ‫ݖ‬ሻ can always be derived from ‫ܨܶܰ‬ by simple loop algebra of (5). Equation (6) The ∆Σ modulator shown in Fig. 5 (c) offers an independent ‫.ܨܶܰ‬ We adopt a structure with a unity ‫ܨܶܵ‬ ‫ܨܶܵ(‬ ሺ‫ݖ‬ሻ = 1) because it does not require pre-equalization.
1) Butterworth high-pass response
The problem encountered in ݊ th order pure differentiation ‫ܨܶܰ‬ was the large high-frequency noise shaping gain for high value of ݊ which causes the idling waveform at the comparator input to be very large, resulting in low comparator gain and hence instability [21] . We can modify the pure differentiating response by introducing poles into ‫ܨܶܰ‬ as given by (7) .
where ‫ܦ‬ሺ‫ݖ‬ሻ is an ݊ th order polynomial. The purpose of adding ‫ܦ‬ሺ‫ݖ‬ሻ is to flatten the highfrequency portion of ܰܶ‫ܨ‬ሺ‫ݖ‬ሻ, as shown in Fig. 6 (a) . ‫ܨܶܰ‬ is now simply a ݊ th order high-pass function. With the correct choice of ‫ܦ‬ሺ‫ݖ‬ሻ, a Butterworth alignment of the poles can be obtained, resulting in a maximally flat high-frequency region of ܰܶ‫ܨ‬ሺ‫ݖ‬ሻ [21] .
2) Inverse Chebychev with complex zeros on the unit circle
The Butterworth high-pass response can be modified to move the real stop-band zeros on the unit circle to produce inverse Chebychev nulls in the noise-shaping transfer function at frequencies other than DC. An example of such a response for a fourth-order system is shown in Fig. 6 (b) . Compared with the Butterworth alignment, under the baseband frequency ݂ , the area of the noise-shaping response is reduced. The equation for a general ݊ th order noise shaper of this type is given by (8) .
B. ∆Σ modulator design example
There are numerous topologies that can be used to implement ‫ܪ‬ሺ‫ݖ‬ሻ, and can be split into numerator and denominator sections, and these can be implemented separately in different locations within the loop. We start the design by using a Butterworth filter because of its flat characteristics and its relative insensitivity to coefficient errors. The process involves computing the s-domain poles, then translating them into the z-domain with a bilinear transform. Then the desired values of the z-domain poles are known. Fig. 7 shows a 4 th order ‫ܪ‬ሺ‫ݖ‬ሻ LDI (Lossless Digital Integrator) structure. ‫ܪ‬ ሺ‫ݖ‬ሻ is defined by (9) .
where ‫‬ ଵ , ‫‬ ଶ , … , ‫‬ are the z-domain poles. ‫ܪ‬ ሺ‫ݖ‬ሻ can be related to ܰܶ‫ܨ‬ሺ‫ݖ‬ሻ by a simple relationship ‫‪ሻ‬ݖ‪ሺ‬ܦܪ‬ = ‫.ݖ‬ ܰܶ‫ܨ‬ሺ‫ݖ‬ሻ. In a second step we will move all the zeros of ‫ܨܶܰ‬ from DC ‫ݖ(‬ = 1) by using the equiripple characteristic of the Chebychev polynomials that are polynomials defined by (10). For the case of large oversampling rates, i.e., ݂ << ‫ܨ‬ ௦ , where ݂ is the baseband frequency and ‫ܨ‬ ௦ is the sampling frequency, the desired z-domain are located at ‫ݖ‬ as in (11) . Then, we will present the LDI structure for ‫ܪ‬ሺ‫ݖ‬ሻ implementation. LDI ladder filters are characterized by their good sensitivity. The calculation of the coefficients A i and B i is performed. Then, we try to quantize these coefficients to the nearest power-of-two values. With the quantified coefficients ‫ܣ‬ and ‫ܤ‬ for 4 th order given by Table IV , the poles of ‫ܪ‬ሺ‫ݖ‬ሻ, which are also the zeros of the ‫,ܨܶܰ‬ remain on the unit circle. The proposed single-bit high order digital ∆Σ modulator is then multiplier-free. We present a set of computer simulations for the main features of ∆Σ modulator, particularly its spectrum purity. A high-level simulation using the dynamic element matching tool Simulink is performed. We created Simulink model for a fourth-order ∆Σ modulator which the LDI structure filter is displayed in Fig. 7 . A typical spectrum output is displayed in Fig. 8 and 9 to show our simulation results, for 13 ‫ݖܪܯ‬ as sampling frequency ‫ܨ‬ ௦ . The maximum input stable amplitude and the frequency of the ∆Σ modulator sine wave input are respectively 0.7 ܸ and 73 ‫.ݖܪ݇‬ The proposed ∆Σ modulator randomizes perfectly the division control signal and maintains the same mean value which satisfies the accuracy constraint required in multistandard case. Besides, as we can observe in Table I , GSM phase noise specification is the most severe compared to the other communication standards. According to Fig. 8 and 9 , we can see the ∆Σ modulator good performances in terms of spectrum purity. Indeed, ∆Σ modulator noise level is lower than the level ‫ݖܪ/ܿܤ݀03−‬ at 3 ‫ݖܪܯ‬ and will be filtered by the multistandard frequency synthesizer loop filter. The simulation results are in good qualitative agreement with specifications in Table II . It represents a first attempt and we have preliminary information on the sensitivity of the results to various model parameters. We have only considered here the fourth-order ∆Σ modulator. Higher orders may lead to significant contributions and should be simulated.
An additional set of simulations of the ∆Σ modulator controlling the multistandard frequency synthesizer were achieved. The prototype enables to generate carrier frequencies between 3100 ‫ݖܪܯ‬ and 4100 ‫.ݖܪܯ‬ The tuning range is divided in 16 bands as described in [17] . Simulation was accomplished for a reference frequency ݂ ோாி supplied by a 13 ‫ݖܪܯ‬ sine wave oscillator and a passive 4 th order loop filter with 262 ‫ݖܪ݇‬ as bandwidth. The smallest output frequency step is 198 ‫ݖܪ‬ which satisfies different considered standards channel spacing. The Simulink model, given in Fig. 10 , presents the synthesizer that delivers the synthesized frequency ‫ܨ‬ as in (12) .
which is equal to 3617.9 ‫ݖܪܯ‬ and with ‫ݎܨ݊ݕݏ‬ the reference frequency and ‫ܯ݊ݕݏ‬ the fractional part. For multistandard aspect, we need to replace the VCO by the proposed one in the reference [17] . In this configuration, the PLL is locked from 3600 to 3617.9 ‫ݖܪܯ‬ within 1 ‫ݖܪ݇‬ tolerance in 34 µ‫ݏ‬ locking time. ܰ is fixed at 278 and the fractional part is equal to 0.3. The loop filter is taken regarding 4 th order Butterworth approximation. The amplifier has a gain ‫ܭ‬ given in (13) .
with ‫݊݁ܵ݊ݕݏ‬ the VCO sensitivity and ‫ݍܨ݊ݕݏ‬ the VCO quiescent frequency equal to the frequency of the oscillator output when the input signal is zero. Both of the spectra at the VCO output and at the divider output are respectively presented in Fig. 11 and Fig. 12 . From Fig. 11 , we verify that the noise phase level −141 ‫ݖܪ/ܿܤ݀‬ at 3 ‫ݖܪܯ‬ offset is satisfied. From Fig. 12 , we observe that the noise phase level is very important. This quantity is filtered thanks to the 4 th order loop filter characterized by a 262 ‫ݖܪ݇‬ cut-off frequency. The output of the filter is then amplified and Fig. 13 illustrates a typical simulated VCO input voltage after switching order. Further simulation results are obtained for transition between two 200-kHz spaced synthesized frequencies. Required locking time is about 58 µ‫ݏ‬ when a 3610.1 ‫ݖܪܯ‬ frequency is synthesized after a 3617.9 ‫ݖܪܯ‬ frequency. Fractional number ܰ ௧ changes from 278.3 to 277.7. To synthesize standards required frequencies, the VCO needs to be controlled digitally to deliver frequencies in the standards range as cited in previous work [17] . 
V. CONCLUSION
In this paper, we have proposed an innovative stable architecture of digital ∆Σ modulator employed in multistandard frequency synthesis which offers simplicity and low power consumption. At first, we investigated the general dilemma of frequency synthesis. After that, we uncover multistandard PLLbased frequency synthesizer requirements. Finally, a design of the proposed digital ∆Σ modulator is achieved. It is shown that the proposed ∆Σ modulator presents good performances in terms of spectrum purity, accuracy and fast locking time. 
